Design Rule Aware VLSI Physical Design Framework for Enhancing Chip Performance, Reliability and Manufacturability. IJCSS 2026, 7 (2), 1-8.